By default, all major bus frequencies are derived from the same reference clock, limiting the control and flexibility needed to harness the full overclocking potential of the platform.
By default, all major bus frequencies are derived from the same reference clock, limiting the control and flexibility needed to harness the full overclocking potential of the platform.
